



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/613,212	07/07/2003	Youichi Tobita	57454-966	4586
7590 09/14/2005			EXAMINER	
McDermott, Will & Emery			BODDIE, WILLIAM	
600 13th Street, N.W. Washington, DC 20005-3096			ART UNIT	PAPER NUMBER
<b>.</b>			2674	
•			DATE MAILED: 09/14/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summary	10/613,212	TOBITA, YOUICHI Art Unit				
• • • • • • • • • • • • • • • • • • •	Examiner					
The MAILING DATE of this communication app	William Boddie ears on the cover sheet with	2674 the correspondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICA 66(a). In no event, however, may a rep rill apply and will expire SIX (6) MONTH cause the application to become ABAI	ATION.  lly be timely filed  HS from the mailing date of this communication.  NDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 07 Ju	<u>ly 2003</u> .					
,	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
• • •	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D.	11, 453 O.G. 213.				
Disposition of Claims						
4) ⊠ Claim(s) <u>1-9</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-9</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or						
Application Papers						
9)☐ The specification is objected to by the Examine						
10)⊠ The drawing(s) filed on <u>07 July 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Ex						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Ap rity documents have been r u (PCT Rule 17.2(a)).	plication No eceived in this National Stage				
Attachment(s)  1). Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date		/Mail Date formal Patent Application (PTO-152)				

Application/Control Number: 10/613,212

Art Unit: 2674

## **DETAILED ACTION**

Page 2

### **Drawings**

The subject matter of this application admits of illustration by a drawing to facilitate understanding of the invention. Applicant is required to furnish a drawing under 37 CFR 1.81(c). No new matter may be introduced in the required drawing. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d).

As numerous claim limitations are focused on voltage waveform design, drawings illustrating these limitations would facilitate a better understanding of the applicant's invention.

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1,5-7, and 9 are rejected under 35 U.S.C. 102(b) as being anticipated by Shimada et al. (US 5,506,598).

With respect to claim 1, Shimada discloses, a liquid crystal display apparatus comprising: a plurality of pixels arranged in rows and columns, each for providing luminance corresponding to a display voltage; (fig. 2)

a plurality of first gate lines provided corresponding to respective said rows of said plurality of pixels; (G(1,1) and G(2,1) in fig. 2)

a plurality of second gate lines provided corresponding to respective said rows of said plurality of pixels; (G(1,2) and G(2,2) in fig. 2)

a plurality of data lines provided corresponding to respective said columns of said plurality of pixels; (102 in fig. 2)

a gate drive circuit for driving each of said plurality of first and second gate lines to a voltage that is different between a select state in which corresponding one of said rows is selected for a scanning target in accordance with a prescribed scanning cycle and a non-select state except for said select state; (109 in fig. 2)

and a source drive circuit for driving said plurality of data lines to said display voltage that corresponds to the pixels included in the row selected for said scanning target; (108 in fig. 2)

said plurality of pixels each including a liquid crystal element having a pixel electrode and a common electrode for providing luminance that corresponds to a voltage difference between said pixel electrode and said common electrode, (107 in fig. 2)

a first field-effect transistor electrically connected between corresponding one of said data lines and a first node, and having its gate electrically connected to corresponding one of said first gate lines, (103a in fig. 2)

and a second field-effect transistor electrically connected between said first node and said pixel electrode, and having its gate electrically connected to corresponding one of said second gate lines; (103b in fig. 2)

said gate drive circuit setting each voltage of said first and second gate lines in said select state to a first voltage (first field on-period voltage in fig. 7) that can turn-on each of said first and second field-effect transistors, while setting a voltage of said first gate line in said non-select state to a second voltage (G(1,1) first field off-period voltage in fig. 7) that can turn-off said first field-effect transistor as well as setting a voltage of said second gate line in said non-select state to a third voltage (G(1,2) first field off-period voltage in fig. 7, also see col. 3, lines 43-45) that is intermediate between a maximum value and a minimum value of said display voltage (col. 5, lines 53-56).

With respect to claim 5, Shimada discloses, the liquid crystal display apparatus according to claim 1 (see above), said gate drive circuit setting said second gate line in the non-select state to said third voltage (G(1,2) first field off-period voltage in fig. 7) in a normal mode, and setting to a sixth voltage (G(1,2) second field off-period voltage in fig. 7) in a test mode, and a difference between said first and sixth voltages being larger than a difference between said first and third voltages (see fig. 7).

With respect to claim 6, Shimada discloses, the liquid crystal display apparatus according to claim 5 (see above), said sixth voltage (G(1,2) second field off-period voltage in fig. 7) being substantially at a same level as said second voltage (G(1,1) first field off-period voltage in fig. 7).

With respect to claim 7, Shimada discloses, the liquid crystal display apparatus according to claim 1 (see above), said first and second field-effect transistors being formed with an N-type thin film transistor (col. 3, lines 20-23), and said first voltage being higher than said second voltage (see fig. 7).

With respect to claim 9, the limitations of claim 9 are such that claim 9 is rejected on the same merits as those recited in the rejection of claim 1 (see above).

#### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shimada et al. in view of Morozumi et al. (US 4,591,848).

Shimada discloses the liquid crystal display apparatus according to claim 1 (see above).

Shimada does not expressly disclose said common electrode being supplied with a prescribed DC voltage, and said third voltage being substantially at a same level as said prescribed DC voltage.

Morozumi discloses, said common electrode being supplied with a prescribed DC voltage (col. 8, lines 46-47), and said third voltage being

Application/Control Number: 10/613,212

Art Unit: 2674

substantially at a same level as said prescribed DC voltage (col. 9, lines 32-33, also see fig. 22).

Shimada and Morozumi are analogous art because they are from the same field of endeavor, namely display gate driver circuitry.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to use the common electrode DC voltage as the gate driver voltage, taught by Morozumi, in the drive circuitry of Shimada.

The motivation for doing so would have been to generate a more favorable root-mean-square value of a picture element (Morozumi, col. 9, lines 30-31).

Therefore, it would have been obvious to combine Morozumi with

Shimada for the benefit of a more favorable root-mean-square value to obtain the invention as specified in claim 2.

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shimada et al. in view of Koden et al. (US 5,465,168).

Shimada discloses the liquid crystal display apparatus according to claim 1 (see above).

Shimada does not expressly disclose said common electrode being supplied with an AC voltage that is set to one of fourth and fifth voltages in a constant cycle, and said third voltage being substantially at a same level as an average of said fourth and fifth voltage.

Koden discloses, said common electrode being supplied with an AC voltage that is set to one of fourth and fifth voltages in a constant cycle (V1/1 in

Application/Control Number: 10/613,212

Art Unit: 2674

fig. 12), and said third voltage (0 volts in G1 in fig. 12) being substantially at a same level as an average of said fourth and fifth voltage. (V1/1 average is zero volts).

Shimada and Koden are analogous art because they are from the same field of endeavor, namely display gate driver circuitry.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to use the average of the common electrode AC voltage as the gate driver voltage, taught by Koden, in the drive circuitry of Shimada.

The motivation for doing so would have been to generate a more favorable root-mean-square value of a picture element (Morozumi, col. 9, lines 30-38).

Therefore, it would have been obvious to combine Koden with Shimada for the benefit of a more favorable root-mean-square value to obtain the invention as specified in claim 3.

Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shimada et al. in view of Yumoto (US 2004/0207615).

Shimada discloses the liquid crystal display apparatus according to claim 1 (see above).

Shimada does not expressly disclose said gate drive circuit including a plurality of drive units provided corresponding to said rows, respectively; said plurality of drive units each including a first driver for driving corresponding one of said first gate lines with one of said first and second voltages in response to a select signal that indicates whether said corresponding one of said rows s

selected for said scanning target, and a second driver for driving corresponding one of said second gate lines with one of said first and third voltages in response to said select signal.

Yumoto discloses, said gate drive circuit including a plurality of drive units provided corresponding to said rows (21 and 23 in fig. 7), respectively; said plurality of drive units each including a first driver for driving corresponding one of said first gate lines with one of said first and second voltages in response to a select signal (scanB1...scanBN in fig. 7) that indicates whether said corresponding one of said rows selected for said scanning target, and a second driver for driving corresponding one of said second gate lines with one of said first and third voltages in response to said select signal (scanA1...scanAN in fig. 7).

Shimada and Yumoto are analogous art because they are from the same field of endeavor, namely display gate driver circuitry.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to combine the gate drive circuitry of Yumoto with the pixel configuration and voltage levels of Shimada.

The motivation for doing so would have been to effectively generate the plurality of voltages that are implemented in Shimada.

Therefore, it would have been obvious to combine Morozumi with

Shimada for the benefit of effectively generating voltages to obtain the invention as specified in claim 4.

Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shimada et al. in view of Kondo et al. (US 6,313,818).

Shimada discloses the liquid crystal display apparatus according to claim 1 (see above).

Shimada does not expressly disclose said first and second field-effect transistors being formed with a P-type thin film transistor, and said first voltage being lower than said second voltage.

Kondo discloses, said first and second field-effect transistors being formed with a P-type thin film transistor, and said first voltage being lower than said second voltage (col. 2, lines 14-20).

Shimada and Kondo are analogous art because they are from the same field of endeavor, namely active-matrix liquid crystal display devices.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to replace the N-type transistors of Shimada with the P-type transistors of Kondo.

The motivation for doing so would have been gain the benefit of a smaller subthreshold leakage current.

Therefore, it would have been obvious to combine Kondo with Shimada for the benefit of smaller leakage currents to obtain the invention as specified in claim 8.

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Ohta et al. (US 2001/0022569) discloses different waveforms for driving display devices, figure 40 is specifically pertinent.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Will Boddie whose telephone number is (571) 272-0666. The examiner can normally be reached on Monday through Friday, 8:00 - 4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick Edouard can be reached on (571) 272-7603. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

REGINA LIANG PRIMARY EXAMINER

Wlb 9-7-05